editor's blog
Subscribe Now

Shocking Integration

Last year we looked at Shocking Technologies’ innovative new ESD protection approach. In it we noted that they have software that can identify where in your board layout you should modify the traces to narrow the gap to allow shunting of unwanted voltage excursions (aka zaps).

At the time, this was a standalone effort. The results were useful, but you had to incorporate them manually. They understood that further automation would be good, and was, in fact, planned, but it wasn’t available yet.

That has now changed.  Shocking recently announced that they have linked up with Cadence’s Allegro PCB layout tool. In fact, it’s not just a case of running the Shocking tool and porting the results over to Allegro; the Shocking tool is integrated into the Allegro interface so that it can all be managed in one place.

You can read more about this in their release.

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...