editor's blog
Subscribe Now

Shocking Integration

Last year we looked at Shocking Technologies’ innovative new ESD protection approach. In it we noted that they have software that can identify where in your board layout you should modify the traces to narrow the gap to allow shunting of unwanted voltage excursions (aka zaps).

At the time, this was a standalone effort. The results were useful, but you had to incorporate them manually. They understood that further automation would be good, and was, in fact, planned, but it wasn’t available yet.

That has now changed.  Shocking recently announced that they have linked up with Cadence’s Allegro PCB layout tool. In fact, it’s not just a case of running the Shocking tool and porting the results over to Allegro; the Shocking tool is integrated into the Allegro interface so that it can all be managed in one place.

You can read more about this in their release.

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTekā€™s design process usually relies on human intuition, but with Cadenceā€™s Optimality Intelligent System Explorer and Clarity 3D Solver, theyā€™ve increased design productivity by 75X. The Optimality Explorerā€™s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Power High-Performance Applications with Renesas RA8 Series MCUs
Sponsored by Mouser Electronics and Renesas
In this episode of Chalk Talk, Amelia Dalton and Kavita Char from Renesas explore the first 32-bit MCUs based on the new ArmĀ® CortexĀ® -M85 core. They investigate how these new MCUs bridge the gap between MCUs and MPUs, the advanced security features included in this new MCU portfolio, and how you can get started using the Renesas high performance RA8 series in your next design.Ā 
Jan 9, 2024
14,421 views