editor's blog
Subscribe Now

FPGA Prototype Debug Access

When tracing events on any kind of system, it’s always faster to go local: the farther away the data has to go, the slower it goes. Which is why FPGAs are nice in that their internal memory can be used as a trace buffer, allowing really fast capture.

But that also means that you have to have that memory available. Synopsys has announced a daughter card for their HAPS prototype systems that allows fast capture to an off-chip memory. It uses their custom HAPS-TRAK connector. The clock can run over 200 MHz, but it’s used to sample a system clock of up to 60 MHz. It works in conjunction with their RTL debugger, Identify (of Synplicity pedigree).

Some FPGA resource is still needed – roughly 500 LUTs for the SRAM controller and 2-4 LUTs per watchpoint – but the need for FPGA trace buffer memory is eliminated.

The connector that this debug card plugs into is also used for a variety of other I/O adapter cards – which, at first blush, would seem to be a problem since you can’t stack daughter cards. If there were only one, then you’d have to choose between I/O and debug – not a fun choice. But, in fact, there are 6 or 7 such connectors per FPGA (and multiple FPGAs per board), so any such tradeoff is much less likely.

After the trace capture, the daughter card can be offloaded via JTAG, which does take a couple minutes.

More detail in their release

Leave a Reply

featured blogs
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Aug 14, 2018
'€œPrediction is difficult, especially the future.'€ '€” Niels Bohr Okay, in my post last week , I revealed that I was a deterministic Newtonian, and my reasoning was about two hundred years old. I posited, '€œIf I could identify all the forces and weights and measur...
Aug 14, 2018
Introducing the culmination of months of handwork and collaboration. The Hitchhikers Guide to PCB Design is a play off the original Douglas Adams novel and contains over 100 pages of contains......
Aug 9, 2018
In July we rolled out several new content updates to the website, as well as a brand new streamlined checkout experience. We also made some updates to the recently released FSE locator tool to make it far easier to find your local Samtec FSE. Here are the major web updates fo...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...