editor's blog
Subscribe Now

High-Sigma Simulations

We’ve noted before that the meaning of “corners” is much less obvious for analog circuits than it is for digital. Solido noted in a recent announcement that memory design in particular highlights the challenge. Memories are built of analog circuits that are repeated numerous times, and getting them all to yield on aggressive processes with enormous variation is a tough job.

They say that the standard Monte Carlo “run enough samples to cover the space, and then interpolate the gaps” approach has become untenable because of the number of samples that must be taken – billions – to capture a process with enough fidelity to capture problem areas. You can go with fewer points to simulate, but you may interpolate or extrapolate incorrectly – drastically so in some cases. In particular, if you’re trying for a high-sigma design, it’s unlikely that you’ll adequately check out the tails of the process.

So Solido has announced an enhanced form of meta-simulation: it’s a way they have of analyzing the sample set to determine which points to simulate rather than simulating them all. They claim they can run a 5-billion-sample set in as little 15 minutes. They claim no loss of confidence in the result as compared to running all 5 billion simulations.

You can find more information and a link to some whitepapers in their release

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...