editor's blog
Subscribe Now

PolyCore Updates Multicore Tools

We took a look at PolyCore’s tools away back when MCAPI had first been approved as a standard for low-level multicore communication in embedded systems.

They’ve just announced an upgrade, and they continue with their goal of abstracting away a lot of the fiddly bits that are necessary to get different processes talking to each other in a multicore setup. In particular, they have structured things in a way that’s intended to make it easier for you to write a program on one platform and then port it to another with much less work.

While the earlier version focused more on laying the underlying communication plumbing, their update builds on that by focusing on resource configurability.

  • Memory maps can be made portable. You create them graphically giving them abstract properties, and then the actual map is resolved at build time when you target a specific platform.
  • You can map resource pools.
  • You can map links between two different address spaces that may be virtual, or, more likely, may represent different physical memories.
  • You can define memory access regions, which are basically shared portions of memory that are more narrowly circumscribed for things like avoiding data copying.
  • You can improve performance by controlling the scheduling of the resources needed for sending and receiving messages in a manner that reduces overhead.
  • Messages can now be multi-cast – that is, sent to multiple named destinations, but not to everyone (which would be broadcast).

You can find more info in their release

Leave a Reply

featured blogs
Aug 19, 2018
Consumer demand for advanced driver assistance and infotainment features are on the rise, opening up a new market for advanced Automotive systems. Automotive Ethernet allows to support more complex computing needs with the use of an Ethernet-based network for connections betw...
Aug 18, 2018
Once upon a time, the Santa Clara Valley was called the Valley of Heart'€™s Delight; the main industry was growing prunes; and there were orchards filled with apricot and cherry trees all over the place. Then in 1955, a future Nobel Prize winner named William Shockley moved...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Aug 16, 2018
All of the little details were squared up when the check-plots came out for "final" review. Those same preliminary files were shared with the fab and assembly units and, of course, the vendors have c...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...