editor's blog
Subscribe Now

Accounting for bondwire effects

It’s ISSCC week, and I got to see some interesting things, some of which go beyond interesting and possibly to significant. My focus was on MEMS, sensors, and emerging technologies. I’ll be following up on a number of bits and bobs here over the next several days.

In the MEMS/sensor realm, as was the case last year (where we did an entire series of sensor articles), the focus at ISSCC was on the conditioning circuits for sensors rather than the sensors themselves. The problems they solve are ever better resolution or accuracy with as little calibration as possible.

Just to start things off, the first of the papers dealt with a source of drift (or extremely low-frequency noise, since it’s reversible) in accelerometers. Most such compensations deal with non-idealities in the sensor or in the conditioning circuits themselves. But this picked on something that you might think would be a complete non-issue: the change in the capacitance contributed by the bond wires connecting the accelerometer sensor to its companion ASIC (given that they’re mostly not collocated on the same silicon) due to mechanical stress and humidity.

The reason you might not consider this to be significant is the simple fact that a packaged part usually has bond wires that are encapsulated in plastic, limiting their movement. In fact someone raised that as a question (since the experiments leading to the paper were done with exposed bond wires that could be manually deflected), and, in fairness, the paper doesn’t address how much deflection might actually be realistic. They do say, however, that a 1-µm deflection can contribute a 14-mG offset (“G” here being the gravity/acceleration G, the kind you “pull,” shown as “mg” in the paper, which looks to me too much like milligrams). A 13-µm deflection takes the offset all the way to the maximum tolerable error of 100 mG.

The other issue is absorption of moisture by the package, which changes the permittivity of the material, and hence the capacitance.

Most other sources of systematic error due to design and production can be calibrated out in the factory. These, however, cannot be. So the paper presents a means of doing this.

The main challenge is isolating only the capacitance of the bond wires and the resulting error. The approach they took was to modulate it up into a region of the spectrum that was within the low-noise portion but outside the operating signal band. They did this by applying a time-varying feedback force, measurements from which allowed them to provide a correction to the error.

A classic accelerator would have two electrostatic elements, one for forcing and one for sensing. But to save space, they (or, at least, this one) had only one. So they had to time-multiplex the correction with the normal operation of the sensor to provide continuous correction.

You can find details of the approach in Paper 11.1.

Leave a Reply

featured blogs
Apr 23, 2024
The automotive industry's transformation from a primarily mechanical domain to a highly technological one is remarkable. Once considered mere vehicles, cars are now advanced computers on wheels, embodying the shift from roaring engines to the quiet hum of processors due ...
Apr 22, 2024
Learn what gate-all-around (GAA) transistors are, explore the switch from fin field-effect transistors (FinFETs), and see the impact on SoC design & EDA tools.The post What You Need to Know About Gate-All-Around Designs appeared first on Chip Design....
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Non-Magnetic Interconnects
Sponsored by Mouser Electronics and Samtec
Magnets and magnetic fields can cause big problems in medical, scientific, industrial, space, and quantum computing applications but using a non-magnetic connector can help solve these issues. In this episode of Chalk Talk, Amelia Dalton and John Riley from Samtec discuss the construction of non-magnetic connectors and how you could use non-magnetic connectors in your next design.
May 3, 2023
40,113 views