editor's blog
Subscribe Now

Certifying Models

There’s not much new about using models to start the design of a complex system. From an algorithmic standpoint, Matlab forms the basis for high-level design, and Simulink allows for the next step of modeling such a system in a more concrete fashion.

When the model is ready for detailed implementation, code can be generated for use downstream.

But, if you’re working on a piece of equipment intended for a safety-critical application, or, for whatever reason, some other usage subject to one of the many software standards, how do you know that the generated software will pass muster? How can you document that you did the requisite testing before moving forward?

LDRA and Simulink have moved to address this question by integrating LDRA’s software certification tools into Simulink. This allows for instrumentation of the code for analysis by LDRA’s certification engine. There are a variety of standards that can be selected as well as a number of different code coverage models.

This approach anticipates greater attention to model-driven design in standards updates such as DO-178C.

More info in LDRA’s press release

Leave a Reply

featured blogs
Aug 15, 2018
https://youtu.be/6a0znbVfFJk \ Coming from the Cadence parking lot (camera Sean) Monday: Jobs: Farmer, Baker Tuesday: Jobs: Printer, Chocolate Maker Wednesday: Jobs: Programmer, Caver Thursday: Jobs: Some Lessons Learned Friday: Jobs: Five Lessons www.breakfastbytes.com Sign ...
Aug 15, 2018
VITA 57.4 FMC+ Standard As an ANSI/VITA member, Samtec supports the release of the new ANSI/VITA 57.4-2018 FPGA Mezzanine Card Plus Standard. VITA 57.4, also referred to as FMC+, expands upon the I/O capabilities defined in ANSI/VITA 57.1 FMC by adding two new connectors that...
Aug 15, 2018
The world recognizes the American healthcare system for its innovation in precision medicine, surgical techniques, medical devices, and drug development. But they'€™ve been slow to adopt 21st century t...
Aug 14, 2018
I worked at HP in Ft. Collins, Colorado back in the 1970s. It was a heady experience. We were designing and building early, pre-PC desktop computers and we owned the market back then. The division I worked for eventually migrated to 32-bit workstations, chased from the deskto...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...