editor's blog
Subscribe Now

Safe Processing

When we recently looked at software and hardware safety standards, much of the discussion was focused on process-oriented standards like DO-254 and DO-178. But we also mentioned some other standards without going into detail. And some of those operate on the concept of “safety integrity level,” or SIL.

The origin of this concept is IEC 61508, which establishes four SILs, numbered 1-4, with 4 indicating the “safest” level. The determination of SIL appears to be relatively complex and somewhat ambiguous since the specific failure modes must be identified for each individual system, and are not codified in IEC 61508. They involve both process considerations as well as the Probability of Failure on Demand, or PFD,  (or its inverse, the Risk Reduction Factor, or RRF).

It’s actually pretty easy to understand the PFD ranges for each SIL: it’s the maximum number of zeros after the decimal for the PFD (or the minimum number of zeros in the RRF). So SIL 1 applies to a PFD of 0.1 to 0.01 (or an RRF of 10 to 100); SIL 4 applies to a PFD of 0.0001-0.00001 (or an RRF of 10,000-100,000).

ISO 26262 has a similar concept for automobiles, referring to Automotive SILs, or ASILs.

Only systems can achieve a SIL level; components may tout a SIL level, but simply using such components (or a process known to have achieved a certain SIL level on a different product) is not sufficient to demonstrate that SIL level. So, for instance, when TI just announced their Hercules microcontrollers, they didn’t say that “these  microcontrollers conform to SIL x.” They listed a series of features that are specifically designed to help a designer achieve a desired SIL or ASIL.

Because these standards don’t call out specific functional requirements, only probabilities of failure and process requirements, the feature list itself can’t be expressly correlated with specifics of the standard. Again, they’re simply things that are known to allow the implementation of safer systems.

More details and the specific features can be found in TI’s release

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...