editor's blog
Subscribe Now

Starting from Scratch

In this “advanced” age of EDA, it’s not uncommon for new point tools to come along, improving some bottleneck in an otherwise reasonably well-established tool chain. What’s less common is for an entire new tool flow to emerge. And it’s even less common yet for one to emerge all from a single company. And a small one, no less.

And yet that’s what’s happened recently in the analog/custom world. Vivid Engineering, at its roots a design services house, has launched Symica (they haven’t decided whether it’s “S?-mi-ca” or “S?-mi-ca… my vote is for the former…), an end-to-end suite of tools including

– a design environment

– a schematic editor

– a SPICE simulator

– a waveform viewer

– a layout editor

– a PDK creation tool

– a SKILL translator

They can also connect into other flows for logic synthesis or automated place-and-route.

The obvious question is, wow, why do we need a complete new set of all of these? And their answer is that freelancers and small companies need access to inexpensive tools. From Vivid’s standpoint, there’s not a lot of choice out there, and what exists is expensive. In fact, they even claim that, for cost reasons, some designers are doing chip design using PCB layout tools like OrCAD.

To address this, their full-up package (including digital simulation interface) is $5300 for a perpetual floating node. (The PDK creator and SKILL translator are sold separately.)

Needless to say, a price like that will not subsidize the smooth-talking, swanky sales guy in the spiffy suit that typically accompanies an EDA tool sale. This is web-based selling. They do have live support by phone or email.

This was an organic development, self-funded (and, something that is probably helping them sleep nights, they’re not actively looking for investors). They’ve actually used proprietary formats for their files; they claim that OpenAccess isn’t, in fact, very open. Or at least not well-documented – it wasn’t possible for them to work with that format, at least not at this point.

More info in their release

Leave a Reply

featured blogs
Oct 16, 2018
At advanced nodes, there'€™s always a deep conflict between power, performance, and area (PPA) and design turnaround time (TAT). You already know Innovus Implementation System very smartly delivers PPA advantage and accelerates digital design TAT through various features, i...
Oct 16, 2018
EDI CON USA brings together RF, microwave, EMC/EMI, and high-speed digital design engineers and system integrators for networking, product demonstrations, training, and learning opportunities. And as you have probably already guessed, Samtec will be attending EDI CON.  We wi...
Oct 16, 2018
  IC Insights has just published the September Update to The 2018 McClean Report, and one figure (reproduced below) puts yet another nail into the coffin for poor old Moore'€™s Law. Now please take care. There'€™s a vertical line between the 200mm wafers on the left ...
Oct 12, 2018
At the end of the day, your products are only as good as their in-the-field performance. It doesn'€™t matter how well they performed in a controlled environment....