editor's blog
Subscribe Now

Another Way to Test Your 3D ICs

A couple months back we looked at Mentor’s approach to testing 3D ICs. Cadence and Imec have recently announced an automated solution for testing 3D ICs. Their methodology accounts for various stages of assembly and test, including pre-bond, mid-bond, post-bond, and post-packaging, providing “test wrappers” for each of these. Insertion of these wrappers into the chip design is claimed to take less than 0.2% additional die area.

More info in their release

Leave a Reply

featured blogs
Nov 15, 2018
新版的Virtuoso平台(*ICADVM18.1)提供了突破性的分析功能和创新的仿真驱动版图设计,实现了更强大,更高效的è®...
Nov 14, 2018
  People of a certain age, who mindfully lived through the early microcomputer revolution during the first half of the 1970s, know about Bill Godbout. He was that guy who sent out crudely photocopied parts catalogs for all kinds of electronic components, sold from a Quon...
Nov 13, 2018
Podcast Interview with the authors of The Hitchhikers Guide to PCB Design eBook by Mike Beutow with PCB Chat....
Nov 9, 2018
Samtec is presenting new products and new technologies at Electronica 2018, as well as our full line of interconnects including High Speed Board-to-Board, High Speed Cable Assemblies, Micro/Rugged, Flexible Stacking, Optics and Precision RF.  We are in a new location this ye...