editor's blog
Subscribe Now

Home-Brewed Emulators

When you need to verify test suites that drag on for millions (or billions) of clock cycles, it really helps to run them on some hardware – assuming you need clock accuracy. Otherwise, well, “legacy code” acquires a new meaning: the project you started and passed to your progeny because simulation couldn’t finish in your lifetime.

There are various emulation systems out there, but if you’ve done a lot of work on your own prototype, then redoing the design on an emulator might seem like redundant work.

In the meantime, Aldec has an HES system that conveniently splits into two: a board and the DVM (Design Verification Manager) software. The unique thing is that the DVM environment can be ported to different boards by Aldec. So they can adapt it to your prototype board.

But real verification acceleration requires the SCE-MI 2.0 standard. This allows much more time-efficient transactions to jump back and forth from the host/software side to the board rather than requiring signal-level information to be laboriously transferred. Serious modern emulators support the SCE-MI standard as a matter of course.

So Aldec just announced that version 2011.04, among other things, supports the SCE-MI 2.0 standard, with speeds up to 4 MHz on 10-million-gate designs. This means that you have the possibility of using your prototype board for emulation as an alternative to buying separate emulator hardware. While the DVM software will need to be compared for such things as debug features, price, etc. with other emulation options – and you would need to work with Aldec to have the port done – it’s an option that, as far as I know, isn’t available anywhere else.

More details in their press release

Leave a Reply

featured blogs
Jul 20, 2018
https://youtu.be/KwrfcMtbMDM Coming from CDNLive Japan (camera Asushi Tanaka) Monday: Nicolas's Recipe for Digital Marketing in EDA Tuesday: Embargoed announcement Wednesday: Trends, Technologies, and Regulation in China's Auto Market Thursday: Breakfast Bytes Guide...
Jul 19, 2018
In the footer of Samtec.com, we'€™ve always made it easy to contact us by phone, email, or live chat (even fax back in the day!). To continue to progress this theme, you'€™ll now find a new helpful tool in the footer area of Samtec.com. This tool will match you up with yo...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...