editor's blog
Subscribe Now

A New 3D IC Manager

When Imec and Atrenta recently announced a design flow for planning and routing signals between different stacked ICs, I thought, “Wait, I’ve seen this before, with a different name.” I wrote about Javelin’s role in this process a couple years ago. And it occurred to me that Javelin had been pretty quiet, and maybe I’d missed an acquisition or something.

So I checked the website – at first glance, everything seems in order. Then I checked with Imec to see how these two projects – one with Javelin, one with Atrenta – compared. Turns out that a) the Javelin project was of a more limited scope, whereas the Atrenta solution is for general use, and b) Javelin went out of business – in 2009! Granted, door-closing events tend not to be accompanied by a press release, but it makes me wonder who’s paying to keep the website alive going on two years after it became irrelevant.

(By the way, this Javelin shouldn’t be confused with Javelin Semiconductor… Javelin appears to be a popular name…)

More details on the Imec/Atrenta collaboration in their press release

Leave a Reply

featured blogs
Jul 18, 2018
I recently talked with Mr Takizawa of TDSC about their use of Cadence's Interconnect Workbench (IWB). You may not recognize those initials. Toshiba split itself into three companies last year and one of them is TDSC, or Toshiba Electronic Devices & Storage Corporatio...
Jul 16, 2018
Each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store the eFPGA'€™s configuration bits. Each Speedcore instance contains its own FPGA configu...
Jul 12, 2018
A single failure of a machine due to heat can bring down an entire assembly line to halt. At the printed circuit board level, we designers need to provide the most robust solutions to keep the wheels...