editor's blog
Subscribe Now

An Unambiguous Message for Multicore Architects

I had the good fun of co-moderating a panel with Multicore Association President Markus Levy at the Multicore Expo last week. The goal of the panel was to explore how software programmers who aren’t multicore architecture experts – and who don’t want to be – can write code that won’t have to be re-written for each multicore architecture variant that comes around. We were pushing our luck on the scheduling, since it was on the last day just after 4 PM. The exhibit booths were mostly down by then, and the chances were good that everyone would have gone home.

But a healthy crowd postponed their beer and sat in. And it was the most involved crowd I’ve seen at a panel: clearly the topic touched a nerve. Markus and I hardly had to do anything – the audience was right in there driving the conversation.

We tried hard to end on a positive note, since it was clear that there’s a lot of work to do before software programmers are relieved of the burdens of optimizing to the architecture in the way that single-core programmers currently are. Audience frustration with the current state of affairs was palpable.

But there was one comment that got more audience response than any other. When a member of the panel suggested that software programmers should be consulted during the process of designing the multicore architecture, there was a spontaneous round of applause. Clearly these guys felt like the hardware guys go off and do their architecture, and then the programmers have to work around it.

As to the positive note, well, the panelists all felt like much of this is a solvable problem, largely requiring tools, and that things will improve. Programmers may not be completely relieved of the need to consider concurrency, but they should be able to focus only on the concurrency inherent in their program, without having to worry about how that happens to match up with the computing architecture on which it will run.

Leave a Reply

featured blogs
Apr 24, 2024
Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you'll find a community where employees share their perspectives and experiences. By providing a glimpse of their personal...
Apr 23, 2024
We explore Aerospace and Government (A&G) chip design and explain how Silicon Lifecycle Management (SLM) ensures semiconductor reliability for A&G applications.The post SLM Solutions for Mission-Critical Aerospace and Government Chip Designs appeared first on Chip ...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...

featured video

MaxLinear Integrates Analog & Digital Design in One Chip with Cadence 3D Solvers

Sponsored by Cadence Design Systems

MaxLinear has the unique capability of integrating analog and digital design on the same chip. Because of this, the team developed some interesting technology in the communication space. In the optical infrastructure domain, they created the first fully integrated 5nm CMOS PAM4 DSP. All their products solve critical communication and high-frequency analysis challenges.

Learn more about how MaxLinear is using Cadence’s Clarity 3D Solver and EMX Planar 3D Solver in their design process.

featured chalk talk

Trends and Solutions for Next Generation Energy Storage Systems
Sponsored by Mouser Electronics and onsemi
Increased installations of DC ultra fast chargers, the rise of distributed grid systems, and a wider adoption of residential solar installations are making robust energy storage systems more important than ever before. In this episode of Chalk Talk, Amelia Dalton, Hunter Freberg and Prasad Paruchuri from onsemi examine trends in EV chargers, solar, and energy storage systems, the role that battery storage integration plays in energy storage systems, and how onsemi is promoting innovation in the world of energy storage systems.
Jan 29, 2024
12,188 views