editor's blog
Subscribe Now

Greater Certitude

About two years ago, we looked at a new product from SpringSoft, Certitude, inherited through the acquisition of Certess. SpringSoft has just announced some improvements to the product.

As a quick reminder, Certitude performs what SpringSoft calls “functional qualification.” That fundamentally means that it looks for untestable pieces of your design by inserting bugs and seeing if the bugs can be detected.

Most of the improvements have to do with improving the specificity and relevance of what the analysis returns. First, they’ve tuned some of the kinds of errors they inject to align with the typical kinds of faults that might be found in an SoC. Second, they correlate results in a manner that eliminates a multitude of “hits” that might all relate to the same issue. This reduces the amount of “noise” in the results, making it easier to sift through. Third, results are ranked based on likely impact so that the most important issues can be addressed first.

They’re also introducing a new use mode intended for checking out the testbench setup. The focus of this is to prove out the checkers early on while the tests are still being written.

More info in their press release

Leave a Reply

featured blogs
Apr 19, 2024
In today's rapidly evolving digital landscape, staying at the cutting edge is crucial to success. For MaxLinear, bridging the gap between firmware and hardware development has been pivotal. All of the company's products solve critical communication and high-frequency analysis...
Apr 18, 2024
Are you ready for a revolution in robotic technology (as opposed to a robotic revolution, of course)?...
Apr 18, 2024
See how Cisco accelerates library characterization and chip design with our cloud EDA tools, scaling access to SoC validation solutions and compute services.The post Cisco Accelerates Project Schedule by 66% Using Synopsys Cloud appeared first on Chip Design....

featured video

How MediaTek Optimizes SI Design with Cadence Optimality Explorer and Clarity 3D Solver

Sponsored by Cadence Design Systems

In the era of 5G/6G communication, signal integrity (SI) design considerations are important in high-speed interface design. MediaTek’s design process usually relies on human intuition, but with Cadence’s Optimality Intelligent System Explorer and Clarity 3D Solver, they’ve increased design productivity by 75X. The Optimality Explorer’s AI technology not only improves productivity, but also provides helpful insights and answers.

Learn how MediaTek uses Cadence tools in SI design

featured chalk talk

Enabling IoT with DECT NR+, the Non-Cellular 5G Standard
In the ever-expanding IoT market, there is a growing need for private, low cost networks. In this episode of Chalk Talk, Amelia Dalton and Heidi Sollie from Nordic Semiconductor explore the details of DECT NR+, the world’s first non-cellular 5G technology standard. They investigate how this self-healing, decentralized, autonomous mesh network can help solve a variety of IoT connectivity issues and how Nordic is helping designers take advantage of DECT NR+ with their nRF91 System-in-Package family.
Aug 17, 2023
29,609 views