editor's blog
Subscribe Now

What Goes Around

Sitting through iSQED presentations on single-event-upset-tolerant circuits, I couldn’t help but notice the recurrent C2MOS moniker being tossed about. It was unclear to me whether it was stimulating some old, moldy memory or if that was just my imagination.

Some subsequent poking around to learn more proved harder than I expected. The term is tossed out here and there, but it was actually really difficult to confirm what it stands for: Clocked CMOS.

And then I saw a reference to it from 1973: this clearly isn’t new technology. So it is entirely possible that we skimmed through it in my college logic class as one of many digital curiosities.

But it’s apparently being taken seriously today: activity is up since the mid-2000s. The benefit appears to be that latches and flip-flops are much less sensitive to clock overlap issues and race conditions (although they don’t eliminate the normal setup requirements between data and clock.)

A C2MOS latch is really simple. Picture an inverter, which is a two-transistor stack, a P over an N. Now insert another complementary pair of transistors into this stack, so now you have two Ps over two Ns. You drive the added N by CLK and the added P by /CLK. The clock inverter pair isolates the effects of changes to the data from the output. So you set up new data, and only when you toggle the clock are the new values presented to the output. (Some versions show a small keeper on the output since, after the clock reverts back, this is a high-impedance node.)

With this setup, once the new latch data is in place, it doesn’t matter how well timed the CLK and /CLK lines are: the data P and N transistors guarantee the stack to be in a high-impedance state, so you won’t get any crowbar current. (You can get into trouble if the CLK rise and fall times are two slow, but that’s easy to fix. Easy for me to say…)

It is presumably this robustness that is bringing the design style back into favor in circuits that have to be tolerant of an inhospitable welcome.

Leave a Reply

featured blogs
Aug 20, 2018
Xilinx is holding three Developer Forums later this year and registration for the two October events is now open. The US event is being held at the Fairmont Hotel in downtown San Jose on October 1-2. The Beijing event is being held at the Beijing International Hotel on Octobe...
Aug 20, 2018
'€œCircle the wagons.'€ We can find wisdom in these Pilgrim words. The majority of multi-layer printed circuit boards feature at least one, and often a few or several layers that are a ground pour. The b...
Aug 20, 2018
Last summer, I took Fridays to write about technology museums. I planned to do a series on Fridays this summer on the odd jobs that I have done in my life before I started what you might consider my real career. But then Cadence Cloud took precedence. But now it is the dog-da...
Aug 17, 2018
Samtec’s growing portfolio of high-performance Silicon-to-Silicon'„¢ Applications Solutions answer the design challenges of routing 56 Gbps signals through a system. However, finding the ideal solution in a single-click probably is an obstacle. Samtec last updated the...
Jul 30, 2018
As discussed in part 1 of this blog post, each instance of an Achronix Speedcore eFPGA in your ASIC or SoC design must be configured after the system powers up because Speedcore eFPGAs employ nonvolatile SRAM technology to store its configuration bits. The time required to pr...