editor's blog
Subscribe Now

TSMC Going for the Whole Package

It looks like the chip packaging industry may be getting a new competitor.

I spent a few minutes with TSMC’s Sr. VP for R&D Shang-yi Chiang last week at the TSMC Symposium to follow up on one of the topics he had raised in his presentation, that of low-K dielectrics and some of the impact they were having.

For those of us not as deeply steeped in this stuff, it’s easy to get confused by low-K and high-K, since they are both trumpeted as important new developments. High-K is for the gate, where you want good coupling; low-K is for the dielectric between interconnect layers, where you want to minimize coupling, which is increasingly harder due to the incredibly thin dimensions we’re seeing.

It turns out that air is pretty much the gold standard for low K. And your standard chip dielectrics are decidedly not air. So TSMC approximates air by creating a matrix of tiny bubbles – essentially turning the dielectric into a high-tech Styrofoam. 

They do this by mixing in an organic ingredient; a higher-temp bake burns off the material, leaving voids. They also add some carbon to the overall mix to improve the structural integrity of what remains.

Problem is, this makes the material much more brittle, and it doesn’t stick as well to the layer below it. This is exacerbated by the material having a different thermal coefficient than the molding compound used for packaging; all of this hurts reliability.

So TSMC believes that they need to get more involved with the packaging themselves, in particular through the use of multi-chip constructs like 3D ICs or with silicon interposers. 

And they’re not talking about partnering with a packaging house. They want to do it themselves.

The existing packaging business has margins too low to be of interest to them. So they want to develop their own technology (not acquire it) to improve the margins. 

R&D is just starting.

Leave a Reply

featured blogs
Mar 29, 2024
By Mark Williams, Sr Software Engineering Group Director Translator: Masaru Yasukawa 差動アンプはã1つの入力信号ではなく2つの入力信号間の差にゲインをé...
Mar 26, 2024
Learn how GPU acceleration impacts digital chip design implementation, expanding beyond chip simulation to fulfill compute demands of the RTL-to-GDSII process.The post Can GPUs Accelerate Digital Design Implementation? appeared first on Chip Design....
Mar 21, 2024
The awesome thing about these machines is that you are limited only by your imagination, and I've got a GREAT imagination....

featured video

We are Altera. We are for the innovators.

Sponsored by Intel

Today we embark on an exciting journey as we transition to Altera, an Intel Company. In a world of endless opportunities and challenges, we are here to provide the flexibility needed by our ecosystem of customers and partners to pioneer and accelerate innovation. As we leap into the future, we are committed to providing easy-to-design and deploy leadership programmable solutions to innovators to unlock extraordinary possibilities for everyone on the planet.

To learn more about Altera visit: http://intel.com/altera

featured chalk talk

Digi XBee 3 Global Cellular Solutions
Sponsored by Mouser Electronics and Digi
Adding cellular capabilities to your next design can be a complicated, time consuming process. In this episode of Chalk Talk, Amelia Dalton and Alec Jahnke from Digi chat about how Digi XBee Global Cellular Solutions can help you navigate the complexities of adding cellular connectivity to your next design. They investigate how the Digi XBee software can help you monitor and manage your connected devices and how the Digi Xbee 3 cellular ecosystem can help future proof your next design.
Nov 6, 2023
18,898 views